

New slope compensation method stabilizes switchers

[Francesc Casanellas](#) - March 25, 2016

In switch-mode power converters, peak current control is very popular because of its inherent current limitation and ease of control. However, if the duty cycle is higher than 50%, there is an instability problem.

Some background: The up-slope of the current is $di/dt = V_{CC} / L_p$, where V_{CC} is the supply voltage and L_p the inductance of the transformer or output inductor.

The down slope is $di/dt = V_R / L_p$, where V_R is the reflected secondary voltage to the primary = $(V_o + V_F) \times N_p / N_s$. So the up slope depends on the input voltage and the down slope is constant. The duty cycle D is: $t_{ON} / T = 1 / (1 + V_{CC}/V_R)$. ✖

The following examples assume a flyback converter, but a buck or forward converter has the same problem.

In **Figure 1**, $D < 0.5$, that is, $V_{CC} > V_R$. The black waveform is the theoretical current in the inductance (inductor or transformer primary). If there is a small perturbation of the current, as shown in the red waveform, the peak current limit corrects the error, as seen in the figure. The system is inherently stable.




Figure 1 Stable operation




Figure 2 Unstable operation

In **Figure 2**, the same waveforms are shown when $V_{CC} < V_{R'}$ or $D > 0.5$. Now the perturbation in the current (in red) causes a dramatic change in the duty cycle and the average current. The system is absolutely unstable. If we draw the waveforms for $D = 0.5$, it is easily seen that the current error remains the same in the following cycles; we are at the boundary of the instability.

To remedy the problem, instead of comparing the peak current with a fixed value, we compare it with a ramp, as shown in **Figure 3**. As we can see, there is a dramatic improvement: the stability is now as good as when the duty cycle is under 0.5. **Figure 4** shows that if the reference ramp has the same slope as the down current ramp, the recovery occurs in a single cycle.




Figure 3 Ramping current limit




Figure 4 Ramping current limit with the same slope as the inductive down current

However, too much slope compensation makes the converter behave more like a voltage mode converter than a current mode one. If the slope of the reference ramp is 50% of the current slope, we are at the limit of instability. Thus, a practical slope for the reference ramp is between 50% and 100% of the current ramp; 75% is a good choice. This method of adding the reference ramp is called "slope compensation".

The added ramp has benefits even with buck, forward, or flyback converters working at duty cycles lower than 50%. If the inductance is high and the current ripple is low, noise may cause false turn-offs. The added ramp stabilizes the converter, and a small amount may be enough. A problem with the peak current limit is that the average current changes with the duty cycle. If the slope compensation is 50% it can be shown that the average current does not change with the duty cycle, and the current control loop is improved. However sub-harmonic oscillations can occur when the duty cycle approaches 100%.

Normally it is not possible to access the reference voltage of the IC controller. The simpler way is to add a ramp to the input current signal: a positive ramp there will have the same effect as a negative ramp in the reference voltage. The standard method is to use the ramp of the oscillator of the PWM controller, as shown in **Figure 5**.




Figure 5 Typical slope compensation

This system has two drawbacks:

- Not all the controllers have the oscillator ramp accessible.
- The value of R1 has to be quite low ($R1 \ll R2$, e.g., $R1 = 0.1 \times R2$), so in spite of Q1 buffering the resistor, the oscillator circuit is loaded and the frequency can be impaired.

The Design Idea in **Figure 6** is free of these problems. It works with any controller without relying on its oscillator circuit.




Figure 6 Slope compensation that works for any controller

When the output to the gate is high, the ramp goes up as R1 charges C1. When the gate output goes down, C1 is discharged through D1 & R3. The amount of slope compensation is set by R2.

A practical example will help to understand the circuit and calculate the values. The example is a 10W 12V continuous mode flyback converter. It has to work from 135 to 390 VDC input.

Primary inductance is 33mH, $I_{max} = 0.1A$, so $R5 = 10\Omega$ for a 1V I_s threshold.

The reflected secondary voltage to the primary is $V_R = (V_o + V_F) \times N_p / N_s = (12V + 0.6V) \times N_p / N_s = 200V$ (turns ratio is 16:1). Switching frequency = 100 kHz ($T = 10\mu s$).

To get a fairly linear ramp, its maximum voltage can be selected to be $1/3 V_{CC}$; that is, if $V_{CC} = 12V$, a reasonable peak voltage is 4V. Then the ramp amplitude is $4V - 0.6V = 3.4V$.

Calculate the maximum duty cycle:

$$D_{\max} = 1 / (1 + V_{CC(\min)} / V_R) = 1 / (1 + 140V / 200V) = 0.6$$

$$t_{ON(\max)} = 10\mu s \times 0.6 = 6\mu s$$

The slope of the ramp:

$$(dV/dt)_{\text{ramp}} = 3.4V / 6\mu s = 567 \times 10^3 \text{ V/s}$$

The down slope of the primary current:

$$dI/dt = 200V / 33mH = 6 \times 10^3 \text{ A/s}$$

The slope of the voltage in R5:

$$(dV/dt)_{\text{shunt}} = dI/dt \times R5 = 60 \times 10^3 \text{ V/s}$$

Calculate R2 for 75% slope compensation:

$$\begin{aligned} R2 &= R4 \times (dV/dt)_{\text{ramp}} / ((dV/dt)_{\text{shunt}} \times 0.75) \\ &= 1k\Omega \times 567 \times 10^3 \text{ V/s} / (60 \times 10^3 \text{ V/s} \times 0.75) = 12.6k\Omega \end{aligned}$$

The next step is to find the values for R1 and C1, with $R1 \ll R2$. We have to use the charging capacitor equation:

$t = RC \ln((V_{CC} - V_1)/(V_{CC} - V_2))$ to get suitable values for R1 and C1. In the example, $t = 6\mu s$, $V_{CC} = 12V$, $V_1 = 0.6V$, $V_2 = 4V$, so the result is $RC = 17\mu s$.



A good choice is $C1 = 22nF$ and $R1 = 750\Omega$.

The discharge resistor R3 can be as small as possible while keeping the peak D1 current within its limits; $R3 \times C1 \ll t_{OFF}$. In our example D1 is a BAS16 and $R3 = 47\Omega$, $t_{OFF} = 4\mu s$, $R3 \times C1 = 1\mu s$.

C2's reactance has to be much lower than R2; $C2 = C1$ is a convenient choice.

Also see:

- [Slope Compensation in PCMC DC-DC Converters](#)
- [Modeling and Loop Compensation Design of Switching Mode Power Supplies, Part 1](#)

- [Switcher peak current-mode control circuit optimization for automotive applications](#)